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Abstract—This letter presents the design of a broadband power
amplifier that achieves, over the 0.45 GHz to 3.4 GHz frequency
band, an output power between 41.5 dBm and 44.3 dBm and
power added efficiency higher than 54%. A 4- section transformer
has been adopted as output matching network in order to target
the impedance region defined by a simplified prediction of power
and efficiency contours. The designed power amplifier can find
application in flexible hardware for 5G applications, as well as
in broadband radar and countermeasure systems.
Index Terms—Wideband microwave amplifiers, broadband
matching networks, GaN-based FETs.
I. INTRODUCTION
THE current trend for high-frequency systems in thesub-6 GHz range is seeing an increased demand for
flexible radios able to cover very wide ranges of frequencies.
Some examples are mobile services in fifth-generation (5G)
networks, radars, and electronic warfare applications. Once
again, the power amplifier (PA) is one of the most affected
components since its performance has a significant impact on
the overall system, and its design becomes more challenging
when targeting very broad frequency ranges.
Only a few examples of broadband PAs with output power
higher than 10-15 W are available in the literature (see Table I).
Based on 10 W nominal packaged devices, but still able
to exceed that power over the whole bandwidth, the PAs
presented in [1]–[3] use different design approaches. The
class-J PA design shown in [1] focusses on producing low-
pass and band-pass matching design rules for the output
and input matching, respectively, which lead to equations
for determining the values of the several components. The
design of [2] is based on the observation of the optimum
load trajectory vs. frequency that leads to a simple matching
strategy; a real-to-real impedance transformation, followed by
the use of a short stub for allowing a proper amount of
reactive impedance. The design in [3] uses an optimization
algorithm able to optimize the values, and to a certain degree
also the topology, of a matching network based on L-sections.
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The topology optimization is enabled by virtual switches that
change between open and short circuit stubs.
For higher output power, 25 W packaged devices have been
used in [4], [5]. In [4], a class-E power amplifier has been
designed starting from a systematic comparison of different
lumped element matching network topologies. A 4-th order
low-pass topology has been selected for the prototype and
fabricated using lumped components. In [5], source-/load- pull
simulations are used to identify the optimum impedance re-
gions, followed by an optimization algorithm for the matching
networks design based on a figure of merit which automati-
cally leads to in-band equalization of performance.
TABLE I
SUMMARY OF WIDEBAND PAS WITH >10 W OUTPUT POWER.
Ref. BW(GHz) BW (%) Gain (dB) POUT (W) PAE (%)
[1] 2–3 40 11.5–12.5 ≥10 58–72
[2] 0.6–3.8 145.5 9–14 10–15.5 46–75
[3] 0.4–3 152.9 10–12 10–17.8 53–72.
[4] 1.8–2.7 40 ≥8 16–29 48–65.2
[5] 0.85–5.4 145.6 8–9.5 22.4–31.6 45–55
This
work 0.45–3.4 153.2 8–10.5 14.1–26.9 54-70.4
This letter also uses a 25 W packaged device for the
prototype design. Differently from other examples, it adopts a
simplified prediction of power and efficiency contours, which
can be derived from an observation of the knee profile of
the device. A multi-section real-to-real transformer is then
adopted to synthesize the loads over the target frequency band,
with the drain stub adjusting the low frequency response. The
measurements demonstrate an ultra-octave high-efficiency PA,
with 153.2 % of fractional bandwidth and PAE from 54 % to
70.4 %, for an output power between 14.1 W and 26.9 W.
II. DESIGN
The proposed design process starts with a prediction of
the load impedance regions with good power and efficiency
performance. In [6], a simplified approach for the saturated
contours prediction, at the intrinsic generator plane, was
presented. In particular, it was based on the observation that
the output characteristics (pulsed or RF using fan diagrams)
of the device knee can be fitted with an output current profile:
ID = IMAX
[
1− (1− vDS)N
]
, (1)
2where vDS is the output voltage normalized to the drain bias
voltage VDD, and IMAX is the maximum device current. N
is the key parameter that determines the softness of the knee
profile, and the only parameter needed to draw the normalized
output power and efficiency contours at saturation. In order to
de-normalize the contours, the ideal optimum load Ropt =
2VDD/IMAX must be used. In [6], the contours were verified
by means of load-pull characterization, but no PA design was
shown using the method proposed.
The device selected for the design is the CGH40025 from
Wolfspeed. By observing its output characteristics (see the
simulated fan diagram in Fig. 1(a) at 10 MHz) it is possible to
approximate the knee profile with N = 8, IMAX=4.5 A, and
VDD=28 V (Ropt ≈ 12 Ω). Fig. 1(b) reports the normalized
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Fig. 1. Fan diagram for the CGH40025 with approximated current profile
(a), and normalized output power and efficiency contours based on [6] (b).
output power (black ellipses) and efficiency (grey circles)
contours whose geometrical parameters are reported in Table
1 of [6]. In [6], Fig. 6(a) shows the expected maximum output
power and efficiency when accounting for the knee. In our
case, for N = 8, the maximum output power is expected to
be 0.18VDDIMAX=43.6 dBm, while the maximum efficiency
is 68%.
The next step is to account for the frequency dispersion
introduced by the device reactive effects, such as intrinsic
capacitance and parasitics. The approach followed has been
to use cold-FET simulations to estimate an equivalent output
circuit. In particular, a shunt capacitance of 2.8 pF and a
series inductance of 0.37 nH have been considered for this
device. The non-linear effects of the output capacitance have
been deemed as secondary and not included, since the goal
is to provide simplified equation and not an accurate large
signal model of the device as for example proposed in [7].
The normalized contours are de-normalized to ROPT and then
embedded to the package plane. The proposed method is based
on the observation of the power and efficiency contours which
then become the target for the design of the output matching
network (OMN). In particular, by choosing an output power
contour at 1 dB from the maximum power (centered in -0.01,
normalized ellipse with x-radii of 0.25 and y-radii of 0.37) the
resulting contours are shown in Fig. 2(a). On the other hand,
Fig. 2(b) reports the efficiency contours also at 1 dB from the
maximum efficiency (equivalent to a 0.79 reduction), which
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Fig. 2. Estimated power (a) and efficiency (b) 1 dB contours at the package
plane for the CGH40025, at different frequencies.
are predicted, in normalized form, as a circle centered in 0.22
and with radius of 0.39. For this particular device, the key
observation made is that the real impedance of 12 Ω, indicated
by the black cross in both Smith Charts, can be used as target
for a real-to-real transformation from 50 Ω, since it sits within
the intersections of both output power and efficiency contours.
Therefore, on the target band, the expected output power and
efficiency are higher than their maximum minus 1 dB, i.e.,
42.6 dBm and 54%, respectively.
The OMN is hence based on a real-to-real impedance
transformer which is conveniently realized, in distributed form,
with a multi-section quarterwave transformer. Multi-section
transformers have been used recently in other PA designs,
for example in the post-matching of the Doherty reported
in [8]. For this design, the OMN uses a 4-section transformer
based on a Chebyshev response centered at 2.5 GHz and with
maximum in-band reflection of 0.05. The OMN is completed
by a stub for providing the drain bias, see ideal schematic in
Fig. 3(a). The role of the stub can be observed by analyzing
the synthesized load trajectories before and after inserting the
stub, see Fig. 3. Without the stub (dotted trajectory) the low
frequency end of the trajectory is quite close to the power
contours but falls away from the efficiency contours. On the
other hand, when using the stub, the trajectory is brought
back within the efficiency contours and maintained close to
the power contour. The second harmonic load was observed
during the design process to avoid resonances, especially
above 3.5 GHz where the second harmonic could be potentially
tuned. However, it was not tuned since the device model used
was too simplified for any harmonic tuning to make sense.
III. REALIZATION AND CHARACTERIZATION
The complete PA schematic is illustrated in Fig 4(a). The
designed PA is fabricated on a 0.76 mm RF35 Taconic sub-
strate. The input network uses two low-impedance open stubs
connected directly to the gate pin for broadband matching.
Broadband stabilization is achieved thanks to a series RC
network and a resistor on the gate bias path. Both input
matching and stability are studied using scattering parameters.
Fig. 4(b) shows a picture of the realized ultra-wideband PA.
For characterization, the bias current is set at 250 mA (deep
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Fig. 3. Ideal schematic of the OMN (a). Load synthesized by the OMN
(black) superimposed over the 1 dB power (b) and efficiency contours (c).
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Fig. 4. Full schematic (a) and picture of the realized wideband PA (b). Size:
69x40 mm2.
class AB) to keep good linearity conditions.
The results in terms of output power, PAE and gain over the
band are shown in Fig. 5. Over a fractional bandwidth of 153%
(0.45 GHz to 3.4 GHz) the measurements show a PAE between
54% and 70.4% and an output power higher than 41.5 dBm.
From 0.6 GHz to 3.4 GHz, the output power is higher than
42.6 dBm, and the efficiency well above 54%, as expected
from the simplified theory.
The linearity of the PA has been tested using an OFDM
signal with 9.5 dB peak-to-average ratio at a few different
frequencies. Fig. 6 shows the resulting output spectra with
Adjacent Channel Leakage Ratio (ACLR) and gain response
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Fig. 5. Measured CW results vs. frequency. The index “SAT” refers to
saturated condition, while “SS” refers to small signal.
at 0.7 GHz, with the corresponding average output power and
efficiency. Measurements before digital predistortion (DPD)
already show a rather good linearity. The simple DPD algo-
rithm, based on a memory polynomial with odd order of 8 and
memory depth of 2, demonstrated the linearizability according
to ACLR specifications (lower than -45 dBc). Similar results
have been found across the design band.
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Fig. 6. System level measurements of the PA at 0.7 GHz. Output spectra
(a) and gain (b), before (red) and after (blue) applying DPD. Average output
power of 33.7 dBm in both cases, with average PAE of 24%.
IV. CONCLUSIONS
An ultra-octave high efficiency power amplifier has been
designed through a simple real-to-real matching strategy. The
obtained power added efficiency is shown to be higher than
54 % over a 153 % fractional bandwidth, with output power
higher than 14.1 W. The design has been based on a simplified
prediction of power and efficiency contours.
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